

TED (15) – 6041

(REVISION — 2015)

Reg.	No		
Siona	ture		

DIPLOMA EXAMINATION IN ENGINEERING/TECHNOLOGY/ MANAGEMENT/COMMERCIAL PRACTICE — APRIL, 2019

ADVANCED MICRO PROCESSOR

[Time: 3 hours

(Maximum marks: 100)

PART — A

(Maximum marks: 10)

Marks

- I Answer all questions in one or two sentences. Each question carries 2 marks.
 - 1. Differentiate HOLD and HLDA.
 - 2. State Auxiliary Carry Flag.
 - 3. Define Assembler directives.
 - 4. Define PVAM of 80386.
 - 5. Define term multi core.

 $(5 \times 2 = 10)$

PART — B

(Maximum marks: 30)

- II Answer any five of the following questions. Each question carries 6 marks.
 - 1. Specify any six signals related to minimum mode of operation of 8086.
 - 2. Discuss flag register of 8086.
 - 3. Describe interrupt instructions INT, INTO, IRET.
 - 4. Discuss shift instructions of 8086.
 - 5. List any six features of 80386.
 - 6. Discuss flag register of 80386.
 - 7. Compare between single core and multicore processor.

 $(5 \times 6 = 30)$

[182]

[P.T.O.



X

PART — C

Marks

8

Movimu	m marks		60)
Maximu	m marks	:	-bu

		(Answer one full question from each unit. Each full question carries 15 marks.)	
		Unit — 1	
III (a)		Draw read timing diagram of minimum mode.	8
	(b)	Describe memory segmentation of 8086.	7
		O_{R}	
IV	(a)	Discuss register organization of 8086.	8
	(b)	Describe physical address generation in 8086.	7
		· Unit — II	
V	(a)	List the types of assembler Directives of 8086.	8
	(b)	Discuss three sources of interrupts of 8086.	7
		Or	
VI	(a)	State and describe types of pre-defined interrupt.	8
	(b)	Write an ALP to multiple two 16 bit numbers.	7
		Unit — III	
VII (a)	Discuss register organisation of 80386.	8	
	(b)	Discuss paging mechanism of 80386.	7
		OR	
Ш	(a)	Draw architecture of Pentium processor.	10
	(b)	Discuss any five features of Pentium processor.	5
		Unit — IV	
IX	(a)	List the advantages of multi core technology.	8
	(b)	Discuss limitations of single core processor.	7
		OR	

(a) Discuss the concept of hyper thread technology.

(b) State major issues in multi core processing.